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Abstract—This paper presents mismatch calibration technique
to improve the SFDR in a 14-bit successive approximation
register (SAR) analog-to-digital converter (ADC) for wearable
electronics application. Behavioral Monte-Carlo simulations are
applied to demonstrate the effect of the proposed method where
no complex digital calibration algorithm or auxiliary calibration
DAC needed. Simulation results show that with a mismatch error
typical of modern technology, the SFDR is enhanced by more
than 20 dB with the proposed technique for a 14-bit SAR ADC.
Index Terms—Analog-to-Digital Converter, Successive Approx-
imation Register(SAR) ADC, Capacitive digital-to-analog con-
verter(DAC), Capacitor Mismatch Calibration.
I. INTRODUCTION
The increasing availability of sensors and communication
technologies have both facilitated and catalysed the devel-
opment of wearable electronics, which are devices that can
be deployed, worn or mated with human skin to pay close
attention to activities of individual continuously without dis-
turbing or affecting the activities of people [1]–[5]. At present,
considerable interest has been devoted to real-time contin-
uous monitoring physiological biomarkers of an individual
using wearable biosensors [6], [7], which are essential to
the realization of personalized medicine through continuously
monitoring state of health. For example, a mechanically flex-
ible and fully integrated sensor array is presented in [8] for
multiplexed in situ perspiration analysis, which simultaneously
and selectively measures sweat metabolites (such as glucose
and lactate) and electrolytes, as well as the skin temperature
(to calibrate the response of the sensors); Also, a wear-
able biochemical sensor for monitoring alcohol consumption
lifestyle through Ethyl glucuronide (EtG) detection in human
sweat is developed in [9]. Smart and high performance wear-
able sensor node combines sensing, processing, computing
and communication technologies, where resolution scalable
analog-to-digital converters (ADC) is a crucial block as shown
in Fig. 1. While implementing sensor nodes in simple or
complex networks, the size and cost of individual sensor
node is very critical consideration [10]–[12], accordingly,
a very important consideration for ADCs used in wireless
sensor networks (WSNs) and body area network (BAN), is
the power dissipation, even so, the power of ADCs is still
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Fig. 1. Basic Architectural Components of smart Sensor Node [24].
much smaller than that of analog front-end [13] in wearable
systems. Furthermore, when sensor nodes are used in the body
area networks for data collection, linearity and resolution are
usually of much more vital importance compared with power
consumption, because the amplitude of these signals is quite
small. If the ADC resolution is too low, we will not be able
to tell the difference between these signals. This might affect
the diagnosis of doctors [14]. For instance, electromyography
(EMG) requires that the A-D conversion precision should be
at least 13-bit [15]. The SAR ADC has been chosen in this
work not only because of its excellent power efficiency but also
because it offers a flexible binary search algorithm to support
scalability or reconfigurability to realize multi-functional and
multi-sensing wearable sensor nodes. Beyond that, SAR ADCs
are also widely used in RFID, air pollution monitoring, image
sensor and smart sensor network [16]–[23].
In low-power high-resolution SAR ADCs, unit capacitor of
DAC is chosen according to the matching limitations rather
than the thermal noise restrictions. For high resolution SAR
ADC, for example, 14 bits, capacitor mismatch needs to be
compensated to enhance the SFDR of SAR ADC to be greater
than 90 dB, or else, the capacitor mismatch will deteriorate
the spurious free dynamic range (SFDR) of a SAR ADC to
less than 70 dB [25].
Capacitor mismatch calibration techniques can be always
classified into two methods: foreground [26], [27] and back-
ground schemes [28]. To satisfy the demands of resolution and
power consumption simultaneously for wearable applications,
an inherently linear architecture without calibration maybe
preferable.
This work presents dynamic averaging technique: By dy-
namically selecting different DAC unit elements to represent
a given digital input code in different bit cycling operations,
the capacitor mismatch errors of the ADC can be dynamically
counteracted without the need for extra complicated digital
circuits. Simulation results show that more than 20 dB SFDR
of improvement is achieved for a 14-bit SAR ADC. The
remainder of this paper is organized as follows. section II
describes conventional dynamic element matching (DEM)
technique, section III describes circuit architecture. Section
IV gives detailed description about the dynamic averaging
technique proposed, then section V compares the performance
between conventional, DEM and dynamic averaging technique
proposed. The conclusions are finally drawn in section VI.
II. CONVENTIONAL DEM TECHNIQUE
As well known, if the variance of the mismatch error of
the unit capacitor is σu, with binary capacitive architecture,
the mismatch mainly affects the DNL with maximum at the
middle point [29]:
σDNL,binary ≈ 2m/2σ0 (1)
here, m is the resolution of the capacitive array. While for
unary capacitive architecture, the error will not be accumulated
at the middle point, then [29]
σDNL,unary = σ0 (2)
as a result, unary architecture may be an appropriate choice
for the SAR ADC in consideration of linearity.
On the other hand, the one-sigma SFDR of the ADC output
is improved by 10log(2m − 1) dB with conventional DEM
calibration technique [30], [31]. As a result, the theoretical
improvement of SFDR for 6-bit ADC with unary elements by
using the conventional DEM technique is 18 dB.
III. SAR ARCHITECTURE
Because the power of SAR ADC is always much smaller
than the analog front end [13], then linearity is given much
more consideration than the power.
Fig. 2 shows the block diagram of the 14-bit combined
capacitor-resistor SAR ADC, which consists of 6-bit capacitive
main DAC and 8-bit resistor-string sub DAC, in total, 64 unit
capacitors are applied.
IV. DYNAMIC AVERAGING TECHNIQUE
In this section, the dynamic averaging technique will be
discussed based on the main capacitive DAC of capacitor-
resistor combined SAR ADC in Fig. 2.
Fig. 4 shows the dynamic averaging technique based on
conventional DEM technique [32], [33] in Fig. 3. As well
known, the conventional capacitive DAC is based on binary
architecture, as shown in Fig. 4(a), at first, redundant capacitor
16C is added to correct the wrong decision, shown in Fig. 4(b),
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Fig. 2. A capacitor-resistor combined 14-bit SAR ADC architecture.
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Fig. 3. (a) Element Selection in Conventional Dynamic Element Matching
(DEM) technique; (b) DEM for unit capacitor selection [32], [33]
as a result, a certain range of error does not have influence on
the conversion result, then to achieve optimum static linearity,
unary architecture is applied in this work, finally, capacitor-
resistor combined DAC in Fig. 2 using 80 unary capacitors
as 6-bit capacitive main DAC rather than conventional binary
architecture. Meanwhile, it is convenient to implement the
dynamic averaging scheme with unary capacitive architecture.
After sampling the input voltage, the conversion begins with
the dynamic averaging. For example, for the i-th conversion,
when input voltage Vin(i)=0.0391, through the binary search,
32C, 8C and C are connected to VREFP in the positive
capacitive array, which means the total number of capaci-
tors connected to VREFP is 41, in the following step, the
i-th conversion repeats once with the left shift vector of
41 capacitors; for the (i+1)-th conversion, if input voltage
Vin(i+1)=0.0031, accordingly, 32C and 8C are connected to
VREFP, corresponding to a shift of 40. Generally speaking,
for every sampled input voltage Vin(i), the whole conversion
repeats once with cycling shift of capacitors, generating two
digital output code Dout1(i) and Dout2(i) corresponding to the
same input voltage Vin(i), accordingly, the average of these
two codes Dout1(i) and Dout2(i) is the final output Dout(i).
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Fig. 4. (a) The conventional 6-bit main capacitive array in Fig. 2; The
proposed dynamic averaging method applied to the 6-bit main capacitive
DAC features: (b)Redundant capacitor 16C inserted; (c) the Unary Capacitive
Architecture; (d) Dynamic Averaging Technique.
V. SIMULATION RESULTS
To demonstrate the proposed dynamic averaging technique,
behavioral simulation employing dynamic averaging technique
was carried out to evaluate the performance improvement of
14-bit capacitor-resistor combined ADC. In the simulation,
only the capacitor mismatch is considered. The capacitor
mismatch for every capacitor is randomly generated and the
values of the unit capacitors are taken to be Gaussian random
variables with standard deviations of 0.1%, 0.2%, 0.3% and
0.4% respectively to cover as much different technologies as
possible [34].
Fig. 5 and Fig. 6 show the FFT results based on three
switching techniques with respectively Conventional, DEM
and dynamic averaging proposed with σu=0.1%, σu=0.2%,
σu=0.3% and σu=0.4% respectively. In Fig. 5 and Fig. 6,
the 14-bit SAR ADC before calibration uses the 6-bit main
capacitive array in Fig. 4(a) and the 14-bit SAR ADC after
calibration adopts the 6-bit unary capacitive array with dynam-
ic averaging shown in Fig. 4(d). In any case, the improvement
of SFDR is over 20 dB.
Fig. 5. FFT simulation results for 14-bit SAR ADC with respectively
Conventional, DEM and Proposed with σu=0.1% (left) and σu=0.2% (right)
Fig. 7 and Fig. 8 show the SFDR results based on three
switching techniques for 500 Monte Carlo runs with respec-
tively conventional, DEM and dynamic averaging proposed
with σu=0.1%, σu=0.2%, σu=0.3% and σu=0.4% respectively.
Without dynamic averaging technique, the worst-case and the
averaged SFDR are 69.7 dB and 79.2 dB respectively with
σu = 0.2%. The variation of SFDR reaches 25 dB. After using
the dynamic averaging technique, the worst-case, the averaged
and the variation of SFDR are improved from 69.7, 79.2 and
25 dB to 94.8, 101.4 and 11.2 dB, respectively.
Fig. 9 and Fig. 10 show the SNDR results based on three
switching techniques for 500 Monte Carlo runs with respec-
tively conventional, DEM and dynamic averaging proposed
with σu=0.1%, σu=0.2%, σu=0.3% and σu=0.4% respectively.
By using the dynamic averaging technique, the worst-case, the
averaged of SNDR are improved from 66 and 73.6 dB to 71.1
and 76.4 dB respectively with σu = 0.2%.
Table I concludes 500 Monte Carlo SNDR and SFDR
simulation results with DEM technique, which shows improve-
ments of SFDR by using DEM is about 18 dB in every case,
which agrees well with theoretical analysis in section II, for 6-
bit ADC with unary elements, improvement of SFDR is about
18 dB by using the conventional DEM technique. However,
Fig. 6. FFT simulation results for 14-bit SAR ADC with respectively
Conventional, DEM and Proposed with σu=0.3% (left) and σu=0.4% (right)
DEM can not benefit SNDR, SNDR even becomes worse with
conventional DEM.
Table II concludes 500 Monte Carlo SFDR simulation
results, which shows the approach proposed in this work
has no limitation on σu, almost 20 dB improvement of
SFDR can be obtained in every case. Moreover, about 3 dB
SNDR improvement can be achieved by the proposed dynamic
averaging technique.
TABLE I
500 MONTE CARLO SIMULATION SUMMARY BY USING DEM
Conventional DEM Improvement
(dB) (dB) (dB)
mean(SFDR)(σu=0.1%) 85.2 102.3 17.1
mean(SFDR)(σu=0.2%) 79.2 97.3 18.1
mean(SFDR)(σu=0.3%) 75.8 93.9 18.1
mean(SFDR)(σu=0.4%) 73.2 91.4 18.2
mean(SNDR)(σu=0.1%) 78.8 77.8 -1
mean(SNDR)(σu=0.2%) 73.6 72.4 -1.2
mean(SNDR)(σu=0.3%) 70.4 69.1 -1.3
mean(SNDR)(σu=0.4%) 67.9 66.5 -1.4
VI. CONCLUSION
Capacitor mismatch calibration based on dynamic averaging
for SAR ADCs was proposed. Simulation results demonstrate
Fig. 7. 500 Monte Carlo SFDR simulation results for 14-bit SAR ADC
with respectively Conventional, DEM and Proposed with σu=0.1% (left) and
σu=0.2% (right)
TABLE II
500 MONTE CARLO SIMULATION SUMMARY BY USING DYNAMIC
AVERAGING
Conventional Proposed Improvement
(dB) (dB) (dB)
mean(SFDR)(σu=0.1%) 85.2 106.9 21.7
mean(SFDR)(σu=0.2%) 79.2 101.4 22.2
mean(SFDR)(σu=0.3%) 75.8 97.8 22
mean(SFDR)(σu=0.4%) 73.2 95.3 22.1
mean(SNDR)(σu=0.1%) 78.8 81.9 3.1
mean(SNDR)(σu=0.2%) 73.6 76.4 2.8
mean(SNDR)(σu=0.3%) 70.4 72.9 2.5
mean(SNDR)(σu=0.4%) 67.9 70.5 2.6
over 20dB SFDR improvement is achieved by using the
dynamic averaging with redundancy technique. Meanwhile, no
complicated digital calibration algorithm or auxiliary calibra-
tion DAC is needed, therefore, the technique proposed is easy
to realize on-chip calibration.
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